The relevance of the topic is to provide the solution to the problems of creating equipment for test systems of complex electronic products. The goal is to ensure the efficiency test vectors generation devices during the testing of large and extra large integrated circuits. The task is to optimize the generation algorithm according to the criteria of test sequence maximum length and minimum hardware costs. The task of constructing a flowchart for the algorithm of generating the test vectors for creating periodic and irregular test actions is solved (with the test systems operating in a wide frequency range). The result is a structure that combines the generator of test vectors with multiplexing into one channel, which allows implementing a test sequence of up to 1 GHz. Conclusions indicate that the proposed configuration is a compromise between the minimum memory size with long test sequences and fast reloading of the channel without interruption in generation.
I. INTRODUCTION
The test systems of electronic modules generate test signals under the control of test vectors generated using test programs according to the testing purpose. Test vectors contain information that determines the amplitude and time parameters of signals applied to the electronic modules under test.
When monitoring electronic products, all subsystems of test complexes use test vectors for the formation of reference clock pulses, front clock sync, slice and write. This is one of the most important functions of testing systems. The system characteristics largely determine the capabilities of the test vector generation tools, since increasing the generation efficiency leads to an increase in the clock frequency, an increase in the coverage of defects in the test object, a decrease in hardware redundancy, a decrease in power consumption and cost.
Methods for generating test vectors include deterministic, sufficient generation, pseudo-random generation and type test generation [1] . The method of sufficient generation is that all possible actions are applied to the inputs of the object. The method is ideal in terms of fault detection. You do not need to know the classes of faults and methods for the synthesis of test effects. But for objects with a large number of inputs, the search time becomes very large.
In the case of pseudo-random generation, a large number of randomly chosen test sets arrive at the input of the object. This method is simple; here it is possible to apply several million sets per second to an object, which guarantees sufficient quality testing. But the set of pseudo-random input sets only with a certain probability determine the correct functioning of the object. This method can not provide high reliability of control, but requires little time for the development of the test [2] .
The type test generation method uses the knowledge of universal test case sets for a large class of objects [3] . When testing, use test circuit circuits, reflecting the result of testing individual parts of the object. The quality of testing is determined by a preliminary theoretical study of the entire class of objects under consideration. But the formation of tests of great length turns out to be difficult to implement. The deterministic method is used when testing objects with a simple structure. According to the functional scheme of an object, a strictly defined test sequence is formed, which is reproduced when exposed to an object. This method allows you to create test sequences that are optimal in length and degree of coverage of faults. But for complex objects, it is not possible to reliably compile its equivalent logic circuit. The formation of the test sequence leads to large labor and time costs [4] .
The development of ultra-large-scale integrated circuits (ULSI) technology places high demands on test pattern generators, and the increase in the complexity of research objects leads to the fact that the activation of a certain function at the output of an object requires the generation of a complex sequence of output signals. To generate long deterministic test sequences, a large amount of memory is required. Considering that when testing it is necessary to ensure a high coverage of faults, the total memory size increases dramatically.
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Also, test vectors can carry the order of their selection from memory of test vectors [5] , divided into segments. This allows you to increase the number of generated signals, as the test vector is used several times.
The use of algorithmic and non-algorithmic generation of test sequences is accompanied by a significant increase in the capacity of high-speed local storage devices. When testing ULSI, the complexity of the algorithms increases, but algorithmic generation is characterized by lower memory costs and is less fast-acting than hardware generation.
When algorithmic formation of test vectors is not difficult to obtain high repetition rates. Their frequency is determined by the speed of memory. To increase the speed of reproduction of test vectors from memory, a memory bundle is used.
Algorithmic generation allows you to get a regular set of test codes. Typically, test code processors have the ability to work in an algorithmic mode and in the mode of reading test vectors from memory. In the algorithmic mode, the corresponding instructions are placed into the test code generator, according to which the test codes are formed [2] . The test sequence uses the operations of cycles, transitions and subroutines.
Hardware generation requires very large amounts of memory. Therefore, repeating parts are selected from the array of test vectors, which are written to the test code generator and repeated many times during the tests.
In order to reduce the amount of memory for storing test vectors, which is included in the contact set of resources of each test channel, special algorithms for compressing and decompression of test data are being developed. To increase the generation rate, in some complexes, test vectors act on special processors of the test sequence as control information. Microprocessors or complex memory switching circuits are installed at the contact connecting the object. They form the segments of a large test sequence required for complex tests.
The emergence of modern electronics products in the form of CPLD (Complex Programmable Logic Devices), FPLD (Field Programmable Logic Devices), FLEX (Flexible Logic Element MatriX) and System on Chip (SOC; Systems On
Chip) with tens of billions of equivalent gates required a new approach to the creation of test programs [6] . For such complex programmable logic devices (CPLD), test vectors should be generated during their development. Network exchange using the OSI model allows the automated workplace (AW) for designing test programs to access the test vectors generated during the development of the SPLU chip.
II. PROBLEM DEFINITION
Each of the methods described in the introduction has its advantages and disadvantages, and is used for specific classes of objects during testing. But the structure of the algorithm for generating test vectors should provide the most complete study in the shortest possible time. Therefore, an optimal algorithm is needed that allows one to build a test-sequence generator of low complexity, but with great functionality.
The information model of test-follow-up generated on the basis of test vectors should allow creating pseudo-random test actions. You must be able to change the code of binary vectors in each step of the test sequence and in any number of digits. At the same time, a programming language and software applications must ensure a compromise between the complexity and universality of the formation of a test sequence.
There is the task of compressing test programs by removing duplicate lines and segments. But during testing, the removed parts of the programs must be restored by applying cycles and subroutines. These operations should be part of a set of instructions generated during compression.
To reduce the amount of memory, you can use data compression, which increases the duration and frequency of the test vectors without increasing hardware costs and the performance of the element base. In the function of generating test vectors, the organization of subroutines, transitions, and memory cycles is added. Decompression circuits are included between the random access memory (RAM) of the test sequences and the RAM of the test vectors. When compressing bit sequences, the original one-bit sequence is converted into a sequence of multi-bit code words.
The data on the code word format serves as the basis for the formation of the compression algorithm. The code word information fields contain control information about what is contained in the code word.
Long test programs without duplicate lines and segments should ensure continuous flow of test vectors to the object of study. Therefore, an important step in the campaign to generate test vectors is the optimization of the generation algorithm. Optimization of the structure should consist in the choice of an element of the set S from the set of solutions {S}. If S i is a subset of structural elements (S i  S) that characterizes the i-th generation algorithm with its performance P(S i ) and hardware costs N(S i ) for the implementation of the S i algorithm, then by the minimax criterion the optimal variant of S OPT is S i * satisfying the conditions:
where Е(S i ) = P(S i )N(S i ) is the objective function;  is a universal quantifier under the constraint N(S i *)  N MAX , where N MAX is the greatest complexity of the implementation of the algorithm at a specific level of technology.
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The speed of the test complexes depends on the speed of the test vector generator. The generator of test vectors can be a multi-bit memory with control circuits. In memory, in addition to the test vectors, there are codes for transition commands, calling programs and organizing cycles. The maximum repetition rate of test vectors is determined by the speed of the memory. To increase the frequency there are two ways. This is an improvement in the elemental base (increased speed, increased reliability and reduced power consumption) and paralleling the process of transferring test vectors from memory (increasing hardware costs).
The optimal way to increase the performance of the generator of test vectors is a reasonable increase in hardware costs. When designing the goal function can be defined as follows. This is the generation of test vectors with a given repetition rate, bit depth and a given set of functions with minimal hardware costs.
To store the test program with a larger volume than the existing memory, a compression-decompression scheme is introduced, and the test vectors are precompressed into code words.
III. THEORY
To restore the lines and segments of the test program excluded during compression, the current instruction must determine the state of the loop counter, index registers and interrupts, determine the address of the next instruction and the corresponding test vector. For test programs without duplicate lines and segments of the test vector must be continuously selected from the memory of the corresponding volume.
The set S, which is the basis for the development of the structure of the algorithm for generating test vectors, contains a very large number of elements and determining the value of the S OPT according to (1) using the exhaustive search method is almost impossible. Therefore, we need to order the elements of S i by introducing a set of symbols J S = {j}, where each index j  J S corresponds to the set S j of structural elements characterizing a specific structural method for improving the performance of the algorithm: U jJ(S) S j = S; U jJ(S) is the union of the subsets of the structural elements of S j for all j belonging to J S .
In this case, the solution to the optimization problem is found from the functional equation:
where S i OPT is a subset of structural elements characterizing the optimal variant of the j-th structure; S ji is a subset of structural elements characterizing the j-th embodiment of the j-th algorithm with the constraint N(U jJ(S) S jOPT )  N MAX . Therefore, the process of optimizing the structure of the algorithm is divided into stages and reduced to the problem of dynamic programming. At each j-th step, a directed search is conducted within the framework of the j-th structure, and the search for the optimal solution is concluded in fulfilling the recurrence relation:
The initial conditions for the recurrence relation (3) are:
At the first optimization step, the structure of the algorithm Sj is selected, which provides the largest value of the objective function E(S j,i ) by the parameter P(S j,i ). The index j = 1 is assigned to this structure. After the definition, the element j = 1 is excluded from the set of indices J S . In the next steps, this approach is preserved, and the optimization is carried out in accordance with relation (2) until J S  0. The subset U jJ(S) S jOPT obtained at the last step is the desired solution.
In fig. 1 shows the structure of the generator of test vectors using decompression. The generator consists of three RAMs with different functional values. Test vectors RAM stores test vectors that are used to work with a given batch of test objects.
The RAM of the test vector sequences stores the addresses of the test vectors that are sequentially read (the addresses are precompressed). Generation of sequences can be in any order.
Reference RAM stores the sequence of sequence extraction from the sequence RAM. With the help of commands recorded in the reference RAM, organized cycles, transitions and calls test programs.
Between the RAM of the sequences of test vectors and the RAM of the test vectors are included the decompression schemes of bit sequences, each of which represents one digit of the address of the test vector. Each bit sequence is stored in the sequence RAM as code words for decompression in real time. Such an organization of test vector generators allows obtaining high repetition rates and saving memory by storing information in compressed form. The decompression operation is performed in real time.
In a sequence of multi-bit words, a single code word may consist of several information fields. The first field of the code word contains control information about what is contained in the given word. Each code word contains both information from the sequence and additional service information:
Athe code word contains information about the type of the removed sequence; Bthe code word contains information about the number of subsequent code words that have the transferred information from the original bit sequence without modification;
Сthe code word contains information, copied from the bit sequence without change; Dthe end of the information.
XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) 5-7 November 2019, Omsk, Russia Possible codeword formats: a) A, NGR, KGR. The first field Athe word contains information about the type of compressed sequence. NGR is the repeating bit group number. KGR is the number of groups. b) B, KSL. KSL is the number of subsequent code words behind a given word that contain information from the original bit sequence. c) C, KBITbits transferred from the sequence: KBITthe number of bits. Cword from the original sequence, entered without change, followed by bits following this field. d) D. When the first field of a code word contains such information, this indicates that the given word is the last.
The data on the code word format serves as the basis for writing the bit sequence compression algorithm. Here you can choose to replace the code word. If the first field of the code word contains information C, you can calculate the possible length of the code word. C, KBIT -bits copied without change. To write information about four possible combinations (A, B, C, D) into the first field of the code word, two bits of memory are needed. For the maximum number of bits that can be transferred to this code word (KBIT field), three bits of memory will be required. The length of the code word is equal to one of the 13 bits. After compression, the information is recorded in the memory of words for decompression.
The sequence compression algorithm detects periodic elements and groups of elements. Let an array of code words be given (one word -one bit) M (X 1 , X 2 , ..., X P ). The algorithm works as follows: the first element is remembered and compared with the second. If they are equal, then the comparison with the third element continues, and so on, until such an element is found that is not equal to the previous one.
This counts the number of repetitions and the length of the repetition period. If the number of repetitions multiplied by the group length is greater than the number at which it is possible to obtain memory savings, information about it is entered into a two-dimensional MI array. After entering information about the repeating group into the MI array, the element following the repeating group is selected as the current verification element. The process is repeated to view the entire source array.
The MI array has the following organization: M1 [1 ... M, 1 ... 3]: three words are required for one repetition group. The first is the base index. The second is the number of repetitions. The third is the repetition group period. Data on duplicate elements are also entered into the array M1.
In fig. 2 shows a block diagram of the algorithm for generating data on duplicate code words.
XIII International scientific and technical conference "Dynamics of Systems, Mechanisms and Machines" (Dynamics) [5] [6] [7] There was shown the possibility to change the type of test signals during tests due to the fact that to reduce the reboot time, a part of the address space of the control controller that loads information from the disk into the corresponding memory areas from which data is read is used as the memory of the TSG. Thus the transfer from the controller's RAM to the TSG RAM is excluded, which increases the channel loading speed (by more than 3 times). With this RAM organization and servicing of 4-8 channels by one controller, a continuous test sequence is implemented at 1024 MHz without rebooting.
But during the operation of the test system in the upper part of the UHF range, induced idle intervals of test sequence generators arise due to the fact that the load time for new data in memory exceeds the generation time of test vectors. At 1 GHz, the idle period reaches 95 % of the entire cycle.
V. DISCUSSION
One of the ways to improve the performance of the system for loading test vectors into memory is to use specialized translation controllers. All system controllers must be connected via the data bus, which will allow to form a test sequence in this channel depending on the conditions of programs execution in other channels.
Each controller loads its own data segment. Controllers have the ability to exchange data via the bus. The result of each controller is a sequence of bytes, which is directly loaded into the RAM of the corresponding channel. The use of controllers will allow to reduce the intervals of induced downtime when working at the upper frequency by 4-8 times and shorten the work cycle by approximately 25 %.
VI. CONCLUSION
The possibility of creating periodic and irregular sequences of test vectors for the operation of test systems in a wide frequency range is shown. The combination of the generator of test vectors with multiplexing into one channel allows you to implement a test sequence up to 1024 MHz without rebooting. This configuration is a compromise between minimizing the amount of RAM with long test sequences and fast rebooting the channel without interruption in generation.
Researches of the proposed methods for generating test vectors were carried out during the development of a module for a system of dynamic parametric measurements and functional control of ultra-high-speed integrated circuits with operating frequencies up to 1024 MHz.
